



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|----------------|----------------------|---------------------|------------------|
| 09/932,680 08/20/2001 | | Chrong-Jung Lin | TS1998-850/852B | 5633 |
| 28112 7 | 590 03/29/2004 | EXAMINER | | INER |
| GEORGE O. SAILE & ASSOCIATES | | | PIZARRO CRES | PO, MARCOS D |
| 28 DAVIS AVENUE POUGHKEEPSIE, NY 12603 | | | ART UNIT | PAPER NUMBER |
| | | | 2814 | |

DATE MAILED: 03/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

| \mathscr{N} | |
|--|--|
| nt(s) | |
| .L. | |
| | |
| dence address | |
| | |
| | |
| idered timely. ate of this communication. § 133). any | |
| | |
| | |
| as to the merits is 13. | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| Examiner. 1.85(a). | |
| See 37 CFR 1.121(d). | |
| form PTO-152. | |
| | |
| | |
| | |
| National Stage | |
| | |
| | |

| | Application No. | Applicant(s) | |
|---|--|--|--|
| • | Application No. | Applicant(s) | |
| Office Action Common. | 09/932,680 | LIN ET AL. | |
| Office Action Summary | Examiner | Art Unit | |
| | Marcos D. Pizarro-Crespo | 2814 | |
| The MAILING DATE of this communication app Period for Reply | pears on the cover sheet with the c | orrespondence address | |
| A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE! | nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133). | |
| Status | | | |
| 1)⊠ Responsive to communication(s) filed on 30 O | <u>ctober 2003</u> . | | |
| 2a) ☐ This action is FINAL . 2b) ☑ This | action is non-final. | | |
| 3) Since this application is in condition for alloward | nce except for formal matters, pro | secution as to the merits is | |
| closed in accordance with the practice under E | Ex parte Quayle, 1935 C.D. 11, 45 | 33 O.G. 213. | |
| Disposition of Claims | | | |
| 4)⊠ Claim(s) 29 and 32-40 is/are pending in the ap | oplication. | | |
| 4a) Of the above claim(s) is/are withdraw | | | |
| 5) Claim(s) is/are allowed. | | | |
| 6)⊠ Claim(s) <u>29 and 32-40</u> is/are rejected. | | | |
| 7) Claim(s) is/are objected to. | | | |
| 8) Claim(s) are subject to restriction and/o | r election requirement. | | |
| Application Papers | | | |
| 9)☐ The specification is objected to by the Examine | er. | | |
| 10)⊠ The drawing(s) filed on 20 August 2001 is/are: | a) accepted or b) dobjected t | to by the Examiner. | |
| Applicant may not request that any objection to the | drawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | |
| Replacement drawing sheet(s) including the correct | • | | |
| 11)☐ The oath or declaration is objected to by the Ex | caminer. Note the attached Office | Action or form PTO-152. | |
| Priority under 35 U.S.C. § 119 | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document | | -(d) or (f). | |
| Certified copies of the priority document | s have been received in Applicati | on No | |
| 3. Copies of the certified copies of the prior | · | ed in this National Stage | |
| application from the International Bureau | • | ٠ | |
| * See the attached detailed Office action for a list | of the certified copies not receive | d. | |
| | | | |
| Attachment(s) | | • | |
| 1) Notice of References Cited (PTO-892) | 4) Interview Summary | (PTO-413) | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Da | | |
| 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date | 6) Other: | atom Application (FTO-192) | |
| S. Patent and Trademark Office | | | |

Art Unit: 2814

Attorney's Docket Number: TS1998-850/852B

Filing Date: 8/20/2001

Claimed Priority Date: 11/1/1999 (Divisional 09/431,236)

Applicant(s): Lin et al.

Examiner: Marcos D. Pizarro-Crespo

DETAILED ACTION

This Office action responds to the amendment filed on 10/30/2003.

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after the final rejection in paper no. 14, mailed on 7/28/2003. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 1/2/2004 has been entered.

Acknowledgment

2. The amendment filed on 10/30/2003 responding to the Office action in paper no. 14, mailed on 7/28/2003, has been entered. The present Office action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office action are claims 29 and 32-40.

Drawings

3. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "210" (see, e.g., spec./pp.15/II.19) and "220" (see, e.g., fig. 1) have both been used to designate a gate oxide. A proposed drawing correction

Art Unit: 2814

or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 6. Claims 29, 32-34, and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5482881), Hsu (US 5854108), and Taketa (US 5939749).
- 7. Regarding claim 29, Chen shows (see, e.g., figs. 8-9) most aspects of the instant invention including a stacked-gate memory-cell pair having a graded doubly diffused drain (DDD) profile comprising:
 - ➤ a semiconductor substrate 116 of a first conductivity type having active and passive regions defined and having a top surface

Art Unit: 2814

 $\, \succ \,$ a pair of stacked gates overlying the substrate surface, each stacked gate

Page 4

having:

- a gate oxide layer 120 overlying the substrate 116

a floating gate layer 122 overlying the gate oxide layer 120

an inter-gate oxide layer 124 overlying the floating gate 122

- a control gate 126 overlying the inter-gate layer 124

> diffusion regions 114 of a second conductivity type formed within the

substrate 116 and adjacent to each of the stacked gates

> a common diffusion region 112 of a second conductivity type formed within

the substrate **116** and defined between the pair of stacked gates

> channel regions 118 within the substrate 116 lying beneath the pair of

stacked gates and defined between the diffusion regions 114 and the common

diffusion region 112

> a heavily-doped implanted region 132 within the common diffusion region 112

> a lightly-doped implanted region 130 beneath and surrounding the heavily-

doped implanted region 132

wherein the lightly-doped and the heavily-doped implanted regions are smoothly graded

doping profiles that extend from the common diffusion region toward the center of the

channel region (see, e.g., fig. 9), and wherein the smoothly graded doping profiles are

defined by a tilt-angle impurity-implantation (see, e.g., figs. 8D and 8E).

Art Unit: 2814

Chen, however, fails to show sidewall spacers conforming to the stacked-gates. On the other hand, Hsu (see, *e.g.*, abstract) teaches that these sidewall spacers may enhance the overall memory-cell pair performance.

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to include sidewall spacers as part of Chen's memory-cell pair, as suggested by Hsu, to increase the overall performance of the device.

Finally, it should be noted that although Chen refers to the common diffusion region as "a source region" (see, e.g., col.10/II.8) and to the diffusion regions adjacent to the stacked gates as "drain regions" (see, e.g., col.8/II.13), the labeling of these electrodes could be reversed, given that alternative voltage levels are used in the device. That is to say, the electrode labels of "drain" and "source" are interchangeable depending upon the voltage levels. On this topic, Taketa teaches a good example on the interchangeability between source and drain regions (see, e.g., Taketa col.5/II.1-8 and col.12/II.40-50).

Consequently, as taught by Taketa, it would have been obvious at the time of the invention to one of ordinary skill in the art that the drain and source regions in the semiconductor device of Chen/Hsu are interchangeable labels depending upon the voltage levels.

8. Regarding claim 32, Chen shows that the lightly doped implanted region comprises phosphorous ions at a dosage level between about $1x10^{13}$ to $5x10^{13}$ atoms/cm² (see, e.g., fig. 4F).

Art Unit: 2814

- 9. Regarding claim 33, Chen shows that the heavily doped implanted region comprises arsenic ions at a dosage level between about $1x10^{15}$ to $5x10^{15}$ atoms/cm² (see, *e.g.*, fig. 7).
- 10. Regarding claim 34, the limitations referring to the operational characteristics of the memory-cell pair must result in structural differences between the claimed memory-cell pair and that of the prior art in order to patentably distinguish the claimed invention. If the prior art structure is capable of performing the intended use, then it meets the claim. *In re Casey*, 152 USPQ 235 (CCPA 1967); *In re Otto*, 136 USPQ 458, 459 (CCPA 1963). In the instant case, operating the claimed pair with a minimal disturb voltage difference of about |0.18V| does not appear to result in any structural differences between the claimed memory-cell pair and that of the prior art.
- 11. Regarding claim 40, Chen shows that the impurity-implantation tilt-angle is between about 40 to 50 degrees from the horizontal (see, *e.g.*, col.9/II.57-67).
- 12. Claims 35 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Taketa, Hsu, and Maiti (US 5861347).
- 13. Regarding claim 35, Chen/Taketa/Hsu shows most aspects of the instant invention (see paragraphs 7-11 above). They, however, fail to specify the thickness of the gate oxide layer. Maiti, on the other hand, teaches that a typical thickness for this layer falls between 80 and 95Å (see, e.g., Maiti col.4/II.46-48).

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art that the gate oxide of Chen/Hsu/Taketa was between 80 and 95Å

Art Unit: 2814

thick, as taught by Maiti, since thicknesses in this range are typically used in the semiconductor art for gate oxide layers.

In addition, since the applicants have not established the criticality (see next paragraph) of the thicknesses stated and since these thicknesses are in common use in similar devices in the art, it would have been obvious to one of ordinary skill in the art to use these values in the device of Chen/Taketa/Hsu.

CRITICALITY

- 14. The specification contains no disclosure of either the critical nature of the claimed arrangement or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).
- 15. Regarding claim 37, Chen/Taketa/Hsu shows most aspects of the instant invention (see paragraphs 7-11 above). They, however, fail to specify the thickness of the inter-gate oxide layer. Maiti, on the other hand, teaches that a typical thickness for this layer falls between 120 and 160 Å (see, e.g., Maiti col.5/II.9-22).

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art that the inter-gate oxide of Chen/Taketa/Hsu was between 120 and 160 Å thick, as taught by Maiti, since these thicknesses are typically used in the semiconductor art for inter-gate oxide layers.

In addition, since the applicants have not established the criticality (see paragraph 14) of the thicknesses stated and since these thicknesses are in common use in similar devices in the art, it would have been obvious to one of ordinary skill in the art to use these values in the device of Chen/Taketa/Hsu.

- Claims 36 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable 16. over Chen in view of Taketa, Hsu, and Hong (US 5445984).
- Regarding claim 36, Chen/Taketa/Hsu shows most aspects of the instant 17. invention (see paragraphs 7-11 above). They, however, fail to specify the thickness of the floating gate. Hong, on the other hand, teaches that a typical thickness for this gate falls between 1000 and 2000 Å (see, e.g., Hong col.4/II.64-68).

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art that the floating gate layer of Chen/Taketa/Hsu was between 1000 and 2000 Å thick, as taught by Hong, since these thicknesses are typically used in the semiconductor art for floating gates.

In addition, since the applicants have not established the criticality (see paragraph 14) of the thicknesses stated and since these thicknesses are in common use in similar devices in the art, it would have been obvious to one of ordinary skill in the art to use these values in the device of Chen/Taketa/Hsu.

18. Regarding claim 38, Chen/Taketa/Hsu shows most aspects of the instant invention (see paragraphs 7-11 above). They, however, fail to specify the thickness of the control gate. Hong, on the other hand, teaches that a typical thickness for this gate falls between 1500 and 2000 Å (see, e.g., Hong col.7/II.41).

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art that the control gate of Chen/Taketa/Hsu was between 1500 and 2000 Å thick, as taught by Hong, since these thicknesses are typically used in the semiconductor art for control gates.

In addition, since the applicants have not established the criticality (see paragraph 14) of the thicknesses stated and since these thicknesses are in common use in similar devices in the art, it would have been obvious to one of ordinary skill in the art to use these values in the device of Chen/Taketa/Hsu.

- 19. Claim 39 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Taketa, Hsu, and Lin (US 5501997).
- 20. Regarding claim 39, Chen/Taketa/Hsu shows most aspects of the instant invention (see paragraphs 7-11 above). They, however, fail to specify the thickness of the sidewall spacers. Lin, on the other hand, teaches that a typical thickness for these spacers falls between 1200 and 1500 Å (see, e.g., Lin col.2/II.61).

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art that the sidewall spacers of Chen/Taketa/Hsu were between 1200 and 1500 Å thick, as taught by Lin, since these thicknesses are typically used in the semiconductor art for sidewall spacers.

In addition, since the applicants have not established the criticality (see paragraph 14) of the thicknesses stated and since these thicknesses are in common use in similar devices in the art, it would have been obvious to one of ordinary skill in the art to use these values in the device of Chen/Taketa/Hsu.

Response to Arguments

21. Applicant's arguments with respect to claims 29 and 32-40 have been considered. These arguments are mainly directed to process aspects of the invention. The claims, however, are directed to a structure not to a process. The process

terminology in claim 29 is considered only in terms of a necessary *resultant structure* from the process. The process itself is not at issue. The device claims are *not* limited to the recited process. See MPEP 2113; *In re Brown*, 173 USPQ 685 (CCPA 1972); *In*

re Fitzgerald, 205 USPQ 594 (CCPA 1980); In re Marosi, 218 USPQ 289, 292-293

(CCPA); In re Thorpe, 227 USPQ 964 (CAFC 1985).

Conclusion

- 22. Papers related to this application may be submitted directly to Art Unit 2814 by facsimile transmission. Papers should be faxed to Art Unit 2814 via the Art Unit 2814 Fax Center. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2814 Fax Center number is (703) 872-9306. The Art Unit 2814 Fax Center is to be used only for papers related to Art Unit 2814 applications.
- 23. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Marcos D. Pizarro-Crespo** at **(571) 272-1716** and between the hours of 9:30 AM to 8:00 PM (Eastern Standard Time) Monday through Thursday or by e-mail via Marcos.Pizarro@uspto.gov. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy, can be reached on (571) 272-1705.
- 24. Any inquiry of a general nature or relating to the status of this application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through

Art Unit: 2814

Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

25. The following list is the Examiner's field of search for the present Office Action:

| Field of Search | Date |
|---|-----------|
| U.S. Class / Subclass(es): 257 /314-326,336,344,345,408 438 /163,257-267 | 2/26/2004 |
| Other Documentation: PLUS Analysis | 5/25/2002 |
| Electronic Database(s): EAST (USPAT, EPO, JPO) | 2/26/2004 |

SUE

TEUTINOLUGI CENTRE LECTO

3

Marcos D. Pizarro-Crespo
Patent Examiner
Art Unit 2814
571-272-1716
marcos.pizarro@uspto.gov